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1. Introduction
Real-time implementation can give designers insights in how DSP functions behave in realistic systems, in which
channel properties vary over time and infrequent, bursty events occasionally take place. For optical communication
systems, evaluating deep bit-error rates (BERs) is a methodological problem to which real-time DSP and its ability
to accelerate BER analysis is a remedy. An additional benefit of real-time DSP is that as hardware descriptions of
algorithms are being developed, digital architectures selected, and fixed-point number resolutions established, we
obtain sufficient information to estimate accurately power and energy dissipation of DSP functions.
2. Real-Time Implementation Platforms
Two different platforms are available for real-time implementations: Application-specific integrated circuits
(ASICs) and field-programmable gate arrays (FPGAs). Advantages of FPGA prototyping include relatively short
development times [1] and, possibly, integration of analog-to-digital converters (ADCs) [2]. However, because of
their limited logic resources, FPGAs can accommodate only smaller systems, e.g. only one polarization out of
two [3]. In contrast, ASICs may appear to have unlimited resources. For example, in 2020, NVIDIA announced
the Ampere 7-nm GA100 GPU with 54 billion transistors on a 826-mm2 die [4]. But large chips are clearly very
expensive to develop and factors like chip fabrication yield eventually limit the die size of monolithic chips.
Once bipolar technologies were necessary to reach sufficient ADC bandwidths [5] and it was natural to combine
technology-diverse ASICs and commercial-off-the-shelf chips and components. But the limited electrical chip-to-
chip bandwidth is a serious impediment to system integration of complex real-time implementations. Thanks
to time-interleaved successive-approximation (SAR) ADC architectures and their ability to scale with (digital)
CMOS technology, CMOS ADCs can reach high sampling rates [6] enabling on-chip DSP-ADC integration [7].
While on-chip integration greatly enhances the signal bandwidth between different units, the noise injected by
high-speed switching logic circuits into sensitive analog portions, like ADC samplers, presents a design challenge.
3. DSP for Intradyne Coherent Receivers
Since it has to adapt to varying channel properties, the receiver DSP is considerably more complex to implement
than the transmitter DSP. Adaptivity challenges implementation in two ways: 1) Logic gate delays limit the data
throughput of circuits with feedback. Unless increased loop cycle latencies can be accepted by the DSP algorithm,
delay minimization is required, but this rapidly increases power dissipation. 2) Adaptivity consumes resources.
For example, adaptive FIR filters require full n-bit×m-bit tap multipliers. But if the m-bit filter coefficients are
static, the tap multipliers can be significantly simplified, reducing logic gate usage, delay and power dissipation.
In a polarization- and phase-diverse intradyne receiver, four ADCs sample the incoming data; i.e., I and Q chan-
nels of two polarizations. Static chromatic dispersion compensation (CDC) is performed on each polarization, after
which an adaptive equalizer (AE) handles residual chromatic dispersion and performs polarization demultiplex-
ing. The carrier phase recovery (CPR) removes phase noise and, finally, forward-error correction (FEC) decoding
reduces the receiver output BER down to 10−15. Apart from DSP and FEC, functions to compensate ADC band-
width limitations, correct skew between incoming channels, align the sampling clock (timing recovery), etc., are
required. Also supporting digital circuits, such as buffers and interleavers, are required. While not that interesting
from an algorithmic perspective, such circuits are resource demanding and can cause bandwidth problems.
Going backwards through the receiver, we find the complex FEC decoder which stores data blocks in a large
memory. In contrast to DSP, which performs operations on all modulated symbols, the main function of FEC
is to monitor the demodulated data stream. The FEC decoder performs an operation on the data when an error is
detected, but this is a relatively rare event. Thanks to this principle of operation, we can trade circuit area for lower
power dissipation in FEC decoders [8, 9]. Interestingly, this trade-off is not available in DSP implementations.
In the DSP chain, the relative complexities of CPR, AE, and CDC units vary with fiber reach. It was shown for a
16QAM datacenter interconnect that the AE unit is dominating [10]. For shorter reaches, for which we can neglect
chromatic and polarization-mode dispersion, CDC is not needed, making CPR relatively more important. But
regardless of reach, the AE unit is complex to implement, because of its adaptive taps which continuously adjust
to compensate different linear impairments. By reconsidering how error and tap update calculations are performed,
the AE unit implementation can be simplified [11]: For example, in shorter fibers, since the polarization rotation
slows down [12], the AE tracking speed can be reduced, relaxing the requirement on the tap update feedback.
It is challenging to implement ADCs with high sampling rates. While digital subcarrier multiplexing offers one
path to limiting symbol rate at the system level [3, 13], choice of oversampling is a trade-off available during
receiver implementation. An oversampling of 2 samples per symbol (SPS) has been common, since this choice
relaxes ADC requirements and enables powerful equalization schemes [7]. If the oversampling rate is reduced,
penalties due to aliasing and reduced filter bandwidths increase. Approaching 1 SPS would be good from an ADC
and AE power dissipation perspective, but this puts impractically strict requirements on the sampling time jitter.
4. Real-Time Prototyping of Subsystems
Real-time subsystem prototypes can give design insights not possible to obtain from time-consuming simulations.
But testing strategies for DSP and FEC are very different: As FEC uses demodulated binary data, on-chip random-
data generators can be used to test real-time FEC prototypes, even those using soft information from ADCs [8,14].
Regardless of platform, FPGA [8] or ASIC [14], it is essential to keep all high-speed signaling internal to the
prototype. External low-speed signals, however, can be used to configure the on-chip data generators.
Because DSP operates on modulated signals, it is challenging to develop testing methodologies for real-time
DSP prototypes. Off-chip signal sources lead to bandwidth problems, while on-chip memories, which can store re-
alistic waveforms, are limited in capacity. Recently an approach that can digitally emulate a fiber system including
channel impairments [15] was used to perform cycle-slip evaluations of CPR circuits [16].
5. Conclusion
We have reviewed two implementation platforms for real-time DSP, viz. ASICs and FPGAs, and discussed trade-
offs associated with implementation of coherent receivers. Chip-to-chip bandwidth limitations make implementa-
tion of real-time prototypes difficult. In this respect, advanced FPGAs with integrated ADCs simplify implemen-
tation, however, FPGAs are limited in logic resources. ASIC prototyping offers flexibility and performance, but is
very costly. Digitally emulated channel impairments offer a cost-effective path to real-time testing of subsystems.
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